Page 10, after the heading "CLAIMS" and before the first claim, insert the following:



--We claim:--

IN THE CLAIMS:

Please substitute amended claims 1-12 as presented below for the same-numbered claims that were pending prior to the filing of this paper. A marked-up version of the amended claims is attached.

7

	1	1. (Amended) A coherence controller connected to at least one				
8	2	multiprocessor within a local module, said multiprocessor including a local main memory				
	3,	and a plurality of processors each equipped with a cache memory, said coherence				
$^{\mathcal{D}}\mathcal{O}$	14	controller comprising:				
Fig. 4. (a.) (a.) (a.) (a.) (a.) (a.) (a.) (a.	5	a cache filter directory including a first filter directory for guaranteeing				
	6	coherence between the local main memory and the cache memory in each of the				
	7	processors of the local module;				
	8	a complementary filter directory for tracking locations of lines or blocks of				
	9	the local main memory copied from the local module into at least one external module				
	10	and for guaranteeing coherence between the local main memory and the cache in each of				
Annual Englishment of the second of the seco	11	the processors of the local module and said at least one external module; and				
	12	an external port connected to said at least one external module.				
	1	2. (Amended) A coherence controller according to claim 1, wherein				
	2	the cache filter directory includes:				
	3	an "n"-bit presence vector where n is a number of multiprocessors in the				
	4	local module,				
	5	an "n-1"-bit extension of the presence vector, where n-1 is a total number				
	6	of external modules connected to the external port, and				

an Exclusive status bit.

1	3.	(Amended) A coherence controller according to claim 2, wherein the
2	external port	t is connected directly or indirectly to said at least one external module via ar
3	external two	-point link.
1	4.	(Amended) A coherence controller according to claim 2, further
2	comprising:	
3		"n" control units connected to the n multiprocessors in the local module,
4		a control unit XPU connected to the external port, and
5		a common control unit containing the cache filter directory.
1	5.	(Amended) A coherence controller according to claim 4, wherein the
2	control unit	KPU and the "n" control units are compatible with one another and use at
3	least substant	tially similar protocols.
1	6.	(Amended) A multiprocessor module connected to a coherence controller
2	as recited in o	claim 1.
1	7.	(Amended) A multiprocessor system with a multimodule architecture,
2	comprising:	
3		at least two multiprocessor modules as recited in claim 6, connected to one
ļ	another direct	tly or indirectly through external ports of coherence controllers located
5	within said at	least two multiprocessor modules.

1

2

external ports are connected to one another through a switching device or router.

(Amended) A multiprocessor system according to claim 7, wherein said

dd.	\mathcal{G}_{2}	switching device or router includes a unit which manages and/or filters data and/or		
Sull' i	3	requests in transit between said at least two multiprocessor modules.		
X				
h 0	1 -	10. (Amended) A large-scale symmetric multiprocessor server with a		
	2	multimodule architecture, comprising:		
	3	a plurality of multiprocessor modules, a least a first of said multiprocessor		
	4	modules including:		
	5	a plurality of multiprocessors each equipped with at least one cache		
Harry Marie	6	memory and at least one local main memory, and		
(1) (1)	7	a local coherence controller (64) connected to said multiprocessors and		
# = }	8	including a local cache filter directory for guaranteeing local coherence between the local		
	9	main memory and the cache memories in each/of said multiprocessors, said local		
	10	coherence controller connected to at least a second one of said multiprocessor modules,		
1 49	11	wherein the coherence controller further includes:		
	12	a complementary cache filter directory for tracking a location of memory		
	13	lines or blocks copied from said first multiprocessor module to the second one of said		
	14	multiprocessor modules and for guaranteeing coherence between the local main memory		
	15	and the cache memories in each of the multiprocessors in said first module and the second		
•	16	one of said multiprocessor modules.		

according to claim 10, wherein the coherence controller includes:

(Amended) A multiprocessor system according to claim 8, wherein the

1

2

1

9.

(Amended) A multiprocessor server with a multimodule architecture

 5

6

7

an	"n"-bit presence v	ector which	indicates p	oresence o	r absence	of a copy
of a memory bloc	k or line in the cad	che memorie	s of the my	altiproces:	sors,	

an "n-1"-bit extension of the presence vector which indicates presence or absence of a copy of a memory block or line in cache memories of multiprocessors in the second one of said multiprocessor modules, and

an Exclusive status bit.

12. (Amended) A multiprocessor server with a multimodule architecture according to claim 10, further comprising:

a switching device or router which connects the first multiprocessor module with the second one of said multiprocessor modules, said switching device or router including a unit which manages and/or filters data and/or requests in transit between the first multiprocessor module and the second one of said multiprocessor modules.